Hence, the regulated 5V output is used as the Vcc and pin supply to the IC. The 9V battery acts as the input to the voltage regulator LM7805. The two LEDs Q and Q’ represents the output states of the flip-flop. The buttons D (Data), PR (Preset), CL (Clear) are the inputs for the D flip-flop. We have used a LM7805 regulator to limit the LED voltage. Since we have used LED at output, the source has been limited to 5V. The IC HEF4013BP power source V DD ranges from 0 to 18V and the data is available in the datasheet. Here we have used IC HEF4013BP for demonstrating D Flip Flop Circuit, which has Two D type Flip flops inside. Below are the pin diagram and the corresponding description of the pins.ĭ Flip-Flop Circuit Diagram and Explanation: It is a 14 pin package which contains 2 individual D flip-flop in it. The IC used here is HEF4013BP (Dual D-type flip-flop). Hence the name itself explain the description of the pins. Similarly a HIGH signal to PRESET pin will make the Q output to set that is 1. A HIGH signal to CLEAR pin will make the Q output to reset that is 0. Working is correct.ĭ flip flop has another two inputs namely PRESET and CLEAR. Analysing the above assembly as a three stage structure considering previous state(Q’) to be 0 Thus, comparing the NAND gate truth table and applying the inputs as given in D flip-flop truth table the output can be analysed. Representation of D Flip-Flop using Logic Gates: This, works exactly like SR flip-flop for the complimentary inputs alone. But, the important thing to consider is all these can occur only in the presence of the clock signal. According to the table, based on the inputs the output changes its state. The Q and Q’ represents the output states of the flip-flop. The D(Data) is the input state for the D flip-flop. Thus, the output has two stable states based on the inputs which have been discussed below. Again, this gets divided into positive edge triggered D flip flop and negative edge triggered D flip-flop. Thus, D flip-flop is a controlled Bi-stable latch where the clock signal is the control signal. The clock has to be high for the inputs to get active. Whenever the clock signal is LOW, the input is never going to affect the output state. D flip-flop is simpler in terms of wiring connection compared to JK flip-flop. Here we are using NAND gates for demonstrating the D flip flop. The major applications of D flip-flop are to introduce delay in timing circuit, as a buffer, sampling data at specific intervals. Due to its versatility they are available as IC packages. D flip-flop can be built using NAND gate or with NOR gate. Here in this article we will discuss about D type Flip Flop.ĭ Flip-flops are used as a part of memory storage elements and data processors as well. Out of the above types only JK and D flip-flops are available in the integrated IC form and also used widely in most of the applications. Generally, these latch circuits can be either active-high or active-low and they can be triggered by HIGH or LOW signals respectively. The latches can also be understood as Bistable Multivibrator as two stable states. So, we are going to discuss about the Flip-flops also called as latches. Thus, this latching process in hardware is done using certain components like latch or Flip-flop, Multiplexer, Demultiplexer, Encoders, Decoders and etc collectively called as Sequential logic circuits. An example is 011010 in which each term represents an individual state. The high is 1 and low is 0 and hence the digital technology is expressed as series of 0’s and 1’s. The two states can be represented as HIGH or LOW, positive or non-positive, set or reset which is ultimately binary. The term digital in electronics represents the data generation, processing or storing in the form of two states.
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |